STM32F4xx HAL Documentation
Hardware Abstraction Layer for STM32F4 familiy
|
Macros | |
#define | TIMING_CLEAR_MASK (0xF0FFFFFFUL) |
#define | HAL_TIMEOUT_ADDR (10000U) |
#define | HAL_TIMEOUT_BUSY (25U) |
#define | HAL_TIMEOUT_DIR (25U) |
#define | HAL_TIMEOUT_RXNE (25U) |
#define | HAL_TIMEOUT_STOPF (25U) |
#define | HAL_TIMEOUT_TC (25U) |
#define | HAL_TIMEOUT_TCR (25U) |
#define | HAL_TIMEOUT_TXIS (25U) |
#define | MAX_NBYTE_SIZE 255U |
#define TIMING_CLEAR_MASK (0xF0FFFFFFUL) |
#include <stm32f4xx_hal_fmpsmbus.c>
FMPSMBUS TIMING clear register Mask
Definition at line 192 of file stm32f4xx_hal_fmpsmbus.c.
Referenced by HAL_FMPSMBUS_Init().
#define HAL_TIMEOUT_ADDR (10000U) |
#define HAL_TIMEOUT_BUSY (25U) |
#define HAL_TIMEOUT_DIR (25U) |
#define HAL_TIMEOUT_RXNE (25U) |
#define HAL_TIMEOUT_STOPF (25U) |
#define HAL_TIMEOUT_TC (25U) |
#define HAL_TIMEOUT_TCR (25U) |
#define HAL_TIMEOUT_TXIS (25U) |
#define MAX_NBYTE_SIZE 255U |
#include <stm32f4xx_hal_fmpsmbus.c>
Definition at line 201 of file stm32f4xx_hal_fmpsmbus.c.
Referenced by FMPSMBUS_Master_ISR(), FMPSMBUS_Slave_ISR(), HAL_FMPSMBUS_Master_Receive_IT(), HAL_FMPSMBUS_Master_Transmit_IT(), and HAL_FMPSMBUS_Slave_Transmit_IT().