STM32F4xx HAL Documentation
Hardware Abstraction Layer for STM32F4 familiy
Loading...
Searching...
No Matches
ETH Receive Threshold Control
Collaboration diagram for ETH Receive Threshold Control:

Macros

#define ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES   0x00000000U
 
#define ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES   0x00000008U
 
#define ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES   0x00000010U
 
#define ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES   0x00000018U
 

Detailed Description

Macro Definition Documentation

◆ ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES

#define ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES   0x00000000U

#include <stm32f4xx_hal_eth.h>

threshold level of the MTL Receive FIFO is 64 Bytes

Definition at line 1483 of file stm32f4xx_hal_eth.h.

Referenced by ETH_MACDMAConfig().

◆ ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES

#define ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES   0x00000008U

#include <stm32f4xx_hal_eth.h>

threshold level of the MTL Receive FIFO is 32 Bytes

Definition at line 1484 of file stm32f4xx_hal_eth.h.

◆ ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES

#define ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES   0x00000010U

#include <stm32f4xx_hal_eth.h>

threshold level of the MTL Receive FIFO is 96 Bytes

Definition at line 1485 of file stm32f4xx_hal_eth.h.

◆ ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES

#define ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES   0x00000018U

#include <stm32f4xx_hal_eth.h>

threshold level of the MTL Receive FIFO is 128 Bytes

Definition at line 1486 of file stm32f4xx_hal_eth.h.